# **MODEL NO. ENP7745 (NO Digital)**

This specification describes the requirements of **450Watts** with full range voltage,switching power supply with a Micro-ATX(SFX12V 3.3) form-factor and SFX 12V,'+5V standby voltage,remote on/off.

#### **☞ 1.0 AC INPUT**

## 1.1 AC input requirements

The input voltage, current, and frequency requirements for continuous operation are stated below.

Parameter	Min	Nom	Max	Unit
Vin	90	100 240	264	VACrms
Vin Frequency	47	60 50	63	Hz
lin(450W)		8 4		Arms

Power factor correction (PF)>0.90 at full load.

### 1.2 Inrush current regulation

The power supply must meet inrush requirements for any rated AC voltage, during turn on at any phase of AC voltage, during a single cycle AC dropout condition, during repetitive ON/OFF cycling of AC, and over the specified temperature range (Top). The peak inrush current shall be less than the ratings of its critical components (including input fuse, bulk rectifiers, and surge limiting device).

#### **☞** 2.0 DC OUTPUT

### 2.1 DC voltage regulation

iii 20 Tollago io	9 4 1 4 1 1 1 1				
Parameter	Range	Min	Nom.	Max	Unit
+3.3V	±3%	+3.2	+3.3	+3.4	Volts
+5V	±3%	+4.85	+5.0	+5.15	Volts
+12V	±3%	+11.64	+12.0	+12.36	Volts
-12V	±10%	-10.8	-12.0	-13.2	Volts
+5VSb	±5%	+4.75	+5.0	+5.25	Volts

<sup>(1)</sup> At no load, 3.3 V output +/-5% regulation limits do not apply.

### 2.2 Load range

Parameter	Min	Nom.	Max	Peak	Unit
+3.3V	0	-	16		Amps
+5V	0	-	15		Amps
+12V	0	-	37.5		Amps
-12V	0	-	0.3		Amps
+5VSb	0	-	2.5		Amps

- (1) The maximum combined load on +5V and +3.3V outputs shall not exceed 80W.
- (2) The maximum combined load on +12V outputs shall not exceed 450W(37.5A).
- (3) The maximum continuous average DC outputs power shall not exceed 450W.
- (4) The peak 500W DC outputs power shall last no more than 12s.

AUDIT:	CHECK:		DESIGN:	余	波
ENP7700 REV: 3.0 SPEC	1	OF 8			2017-11-18

## 2.3 Output Ripple

## 2.3.1 Ripple regulation

Parameter	Ripple&Noise	Unit
+3.3V	50	mVp-p
+5V	50	mVp-p
+12V	120	mVp-p
-12V	120	mVp-p
+5VSb	50	mVp-p

#### 2.3.2 Definition

The ripple voltage of the outputs shall be measured at the pins of the output connector when terminated in the load impedance specified in figure1. Ripple and noise are measured at the connectors with a 0.1uF ceramic capacitor and a 10uF electrolytic capacitor to simulate system loading. Ripple shall be measured under any condition of line voltage, output load, line frequency, operation temperature.

## 2.3.3 Ripple voltage test circuit




Figure 1. Ripple voltage test circuit

## 2.4 Overshoot

Any overshoot at turn on or turn off shall be less 10% of the nominal voltage value, all outputs shall be within the regulation limit of section 2.0 before issuing the power good signal of section 5.0.

#### 2.5 Efficiency

Power supply efficiency typical (90%/92%/89%) at normal voltage at full load on all outputs. with 2013 ERP.

### 2.6 Remote on/off control

When the logic level "PS-ON" is low, the DC outputs are to be enabled.

When the logic level is high or open collector, the DC outputs are to be disabled.

#### **☞** 3.0 PROTECTION

### 3.1 Over-power protection

The power supply will be shutdown and latch off when output power over 110% ~ 160% of rated DC output.

### 3.2 Over current protection

The power supply shall have current limit to prevent the +3.3V,+5V,and +12V outputs from exceeding the values shown in the following Table. If the current limits are exceeded the power supply shall shutdown and latch off.

Voltage	Over Current Limit (lout limit)	
+12V	45A minimum; 68A maximum	
+5V	20A minimum; 45A maximum	
+3.3V	20A minimum; 45A maximum	

### 3.3 Over voltage protection

The over voltage sense circuitry and reference shall reside in packages that are separate and distinct from the regulator control circuity and reference. No single point fault shall be able to cause a sustained over voltage condition on any or all outputs. The supply shall provide latch-mode over voltage protection as defined in Table.

Output	Minimum	Nominal	Maximum	Unit
+12 VDC	13.4	15.0	16.5	Volts
+5 VDC	5.74	6.3	7.0	Volts
+3.3 VDC	3.76	4.2	5.1	Volts

#### 3.4 Short circuit

An output short circuit is defined as any output impedance of less than 0.1 ohms. The power supply shall shut down and latch off for shorting the +3.3 VDC,+5 VDC,or+12 VDC rails to return or any other rail. Shorts between main output rails and +5VSB shall not cause any damage to the power supply. The power supply shall either shut down and latch off or fold back for shorting the negative rails.+5VSB must be capable of being shorted indefinitely, but when the short is removed, the power supply shall recover automatically or by cycling PS ON#. The power supply shall be capable of withstanding a continuous short-circuit to the output without damage or overstress to the unit

### 3.5 No load operation

No damage or hazardous condition should occur with all the DC output connectors disconnected from the load. The power supply may latch into the shutdown state.

CHECK: DESIGN: AUDIT:

#### **☞** 4.0 TIMING

## 4.1 Signal timing drawing

Figure 2 is a reference for signal timing for main power connector signals and rails.




Figure 2. PS-OK Timing Sequence

- (1)T2: Rise time (0.2ms~20ms)
- (2)T3: Power good signal turn on delay time (100ms~500ms)
- (3)T4: Power good signal turn off delay time (1ms min)
- (4)T5: Rise time (10ms max)

#### 4.2 Output Transient Response

Table 13. summarizes the expected output transient step sizes for each output. The transient load slew rate is =1.0A/us.

Table 13. DC Output Transient Step Sizes

	Max.step size	Max.step size
Output	(% of rated output amps per	Sec 3.2.3) <sup>(1)</sup> (amps)
+12 VDC	60%	
+5 VDC	40%	
+3.3 VDC	40%	
-12 VDC		0.1A
+5 VSB		0.5A

 $<sup>^{\</sup>prime(1)}$  For example, for a rated +5 VDC output of 18A, the transient step would be 30% x 18A=5.4A Output voltages should remin within the remain within the regulation limits of Section 2.1, and the power supply should stable when subjected to load transients per Table 13. from any steady state load, including any or all of the following conditions:

### 4.3 Hold up time

When the power loss its input power, it shall maintain 16ms at 80% load in regulation limit at nominal input voltage. (AC:115V/60Hz or 230V/50Hz)

CHECK: DESIGN: AUDIT:

<sup>\*</sup>Simultaneous load steps on the +12 VDC,+5 VDC,and +3.3 VDC outputs (all steps occurring in the same direction)

<sup>\*</sup>Load-changing repetition rate of 50 Hz to 10 kHz

<sup>\*</sup>AC input range per Section 1.0

#### **☞** 5.0 ENVIRONMENT

### 5.1 Operation

Temperature	0℃ to 40℃	
Relative Humidity	20% to 85%,on-condensing	

## 5.2 Shipping and Storage

Temperature	-20 to 60°C
Relative Humidity	10% to 95%,non-condensing

#### 5.3 Altitude

Operating	2000m
Storage	3000m

#### **☞** 6.0 SAFETY

## 6.1 Underwriters Laboratory (UL) recognition.

The power supply designed to meet UL 60950

## **☞** 7.0 ELECTROMAGNETIC COMPATIBILITY (EMC)

- 7.1 ELECTROSTATIC DISCHARGE (ESD) IEC 61000-4-2(EN 61000-4-2).
- 7.2 RADIATED SUSCEPTIBILTY IEC 61000-4-3(EN 61000-4-3).
- 7.3 ELECTRICAL FAST TRANSIENT / BURST ( EFT/B) IEC 61000-4 -4(EN 61000-4-4).
- 7.4 SURGE IEC 61000-4-5(EN 61000-4-5).
- 7.5 CONDUCTED SUSCEPTIBILTY IEC 61000-4-6(EN 61000-4-6).
- 7.6 POWER FREQUENCY MAGNETIC FIELD IEC 61000-4-8(EN 61000-4-8).
- 7.7 VOLTAGE DIPS IEC 61000-4-11(EN 61000-4-11).
- 7.8 VOLTAGE FLUCTUATIONS IEC 61000-3-3 (EN 61000-3-3).
- 7.9 HARMONIC CURRENT EMISSION IEC61000-3-2(EN 61000-3-2).
- 7.10 EN55032:Class B Radio interference (CISPR 22).
- 7.11 ANSI C63.4-2009 / FCC Part 15 Subpart B / ICES-003 Issue 5 Class B 115VAC operation.


#### **☞ 8.0 MTBF**

## 8.1 MTBF (mean time between failures) calculation

The demonstrated MTBF shall be 100,000 hours of continuous operation at 25°C of full load and 120V AC input. The MTBF of the power supply shall be calculated in accordance with MIL-HDBK-217F. The DC FAN is not included.

## **☞ 9.0 MECHANICAL REQUIREMENTS**

## 9.1 Physical dimension Dim (L125mm\*W130mm\*H63.5mm)



# 9.2 Connectors (INTEL approved equivalent)

# P1 connector (20+4)PIN M/B

18AWG wire	Signal	Pin	Pin	Signal	18AWG wire
Black	+3.3V	+3.3V	1	+3.3V	Black
Black(22AWG)	3.3 sense	11	ı	+3.5 V	Diack
Black	-12VDC	12	2	+3.3V	Black
Black	GND	13	3	GND	Black
Black	PS-ON	14	4	+5VDC	Black Black (22AWG)
Diack	1 0-011	17	<del>-</del>	+5V sense	
Black	GND	15	5	GND	Black
Black	GND	16	6	+5VDC	Black
Black	GND	17	7	GND	Black
White	NC	18	8	POK	Black
Black	+5VDC	19	9	+5VSB	Black
Black	+5VDC	20	10	+12VDC	Black
Black	+12VDC	M1	M3	+5VDC	Black
Black	+3.3V	M2	M4	GND	Black

# P2 Connector (4+4)PIN CPU

18 AWG wire	Signal	Pin	Pin	Signal	18AWG wire
Black	GND	1	3	Yellow	Black
Black	GND	2	4	Yellow	Black

## P3,P4,P5,P6(6+2)PIN PCI-E

_	, , , ,	<u> </u>				
	18AWG wire	Signal	Pin	Pin	Signal	18AWG wire
	Black	+12VDC	1	4	GND	Black
	Black	+12VDC	2	5	GND	Black
I	Black	+12VDC	3	6	GND	Black
I	Black	GND	1	2	GND	Black

## P7,P8,P9,HDD 4PIN

## P22 ,FDD 4PIN

18 AWG wire	Signal	Pin	Pin	Signal	22AWG wire
Black	+12VDC	1	1	+12VDC	Black
Black	GND	2	2	GND	Black
Black	GND	3	3	GND	Black
Black	+5VDC	4	4	+5VDC	Black

# P10~P21 SATA

18AWG wire	Signal	Pin	
Black	+12VDC	1	
Black	GND	2	
Black	+5VDC	3	
Black	GND	4	
Black	+3.3V	5	

AUDIT:	CHECK:	DESIGN:	余 波
ENP7700 REV: 3. 0 SPEC	8 OF 8		2017-11-18